Received 14 March 2015; revised 25 May 2015; accepted 8 June 2015. Date of publication 22 June 2015; date of current version 3 August 2015.

Digital Object Identifier 10.1109/JXCDC.2015.2448412

Transistor Switches Using Active Piezoelectric Gate Barriers

RAJ K. JANA, ARVIND AJOY, GREGORY SNIDER (Senior Member, IEEE), AND DEBDEEP JENA

Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN 46556 USA CORRESPONDING AUTHOR: R. K. JANA (rjana1@nd.edu)

This work was supported by the Center for Low Energy Systems Technology, one of six centers of STARnet, the Semiconductor Research Corporation Program through the Microelectronics Advanced Research Corporation and Defense Advanced Research Projects Agency.

This paper has supplementary downloadable material available at http://ieeexplore.ieee.org., provided by the author.

ABSTRACT This paper explores the consequences of introducing a piezoelectric gate barrier in a normal field-effect transistor. Because of the positive feedback of strain and piezoelectric charge, internal charge amplification occurs in such an electromechanical capacitor resulting in a negative capacitance. The first consequence of this amplification is a boost in the ON-current of the transistor. As a second consequence, employing the Lagrangian method, we find that using the negative capacitance of a highly compliant piezoelectric barrier, one can potentially reduce the subthreshold slope of a transistor below the room-temperature Boltzmann limit of 60 mV/decade. However, this may come at the cost of hysteretic behavior in the transfer characteristics.

INDEX TERMS Electromechanical capacitor, electrostriction, negative capacitance, piezoelectric barrier, piezoelectric field-effect transistor (PiezoFET), subthreshold slope (SS).

I. INTRODUCTION

CALING of the size of field-effect transistors (FETs) has improved their performance and integration densities in integrated circuits for over two decades. Most conventional transistors make use of a passive insulating barrier layer between the gate metal and the semiconductor channel to modulate the density of the conduction channel electrons or holes. Because the intrinsic properties of a passive-gate barrier do not change with the applied voltage, they impose certain fundamental limitations on the resulting device performance.

One such limitation is the subthreshold slope (SS), i.e., the gate voltage required to change the drain current by an order of magnitude [1], [2], given by SS = $m \times 60$ mV/decade at room temperature [3], [4]. Here, $m = 1 + C_{\rm sc}/C_{\rm ins}$ is the body factor, $C_{\rm sc}$ is the semiconductor channel capacitance, and $C_{\rm ins}$ is the gate insulator capacitance. In a traditional FET switch with a passive-gate dielectric, such as SiO₂, $C_{\rm ins} > 0$ and thus m > 1, which leads to SS > 60 mV/decade [4]. This result, combined with circuit requirements for the ON-current $I_{\rm ON}$ and the ON/OFF ratio $I_{\rm ON}/I_{\rm OFF}$, establishes a minimum supply voltage $V_{\rm dd}$, which does not scale in direct proportion with the feature size [1], [2], [5]. Scaling of $V_{\rm dd}$ has hit a roadblock, giving rise to heat generation associated with the large power dissipation density in ICs [1], [2], [5], [6],

since the dissipated power is proportional to the square of the voltage $P_{\rm diss} \propto V_{\rm dd}^2$ [2], [7], [8]. Many ideas based on alternate transport mechanisms in the semiconductor channel, such as interband tunneling, or impact ionization are being explored to lower $V_{\rm dd}$.

An interesting alternative is to replace the passive-gate barrier with an active one. A first proposal of an active ferroelectric insulator [3] predicts internal voltage gain: the voltage across the gate insulator layer is larger than the applied external gate voltage. The origin of the internal voltage gain is the collective alignment of the microscopic electric dipoles in the ferroelectric layer in response to the external electric field produced by the gate voltage. The alignment of dipoles generates a voltage of its own, thus amplifying the voltage that makes it to the semiconductor channel. Under appropriate bias conditions [3], the insulator capacitance provided by the ferroelectric is mathematically negative ($C_{\text{ins}} < 0$), causing $m = 1 + C_{\text{sc}}/C_{\text{ins}} < 1$ and SS < 60 mV/decade. Then, such an active-gate FET will require a lower gate voltage to create the same charge as a conventional FET with passive-gate dielectrics [3], thereby facilitating device scaling.

In this paper, we explore the device consequences of using a piezoelectric insulator as the active gate barrier in a transistor instead of the ferroelectric barrier.

Piezoelectric gate barriers are at the heart of commercially available III-nitride heterostructure transistors [9], [10]. We first consider an active compliant piezoelectric layer as the insulator in a parallel-plate capacitor. We find that this simple electromechanical capacitor system exhibits a remarkably rich range of behavior. We show that negative capacitance emerges as a natural response to the applied voltage. In this regime of negative capacitance, we show that we obtain a higher charge than in a corresponding capacitor with a passive dielectric. Nontrivial capacitancevoltage behavior in such capacitors has also been reported experimentally [11], [12]. Next, we port the parallel-plate electromechanical capacitor to the gate capacitor of a FET. We show how this piezoelectric gate-stack enables a higher ON-current than in a transistor with a passive dielectric due to the internal charge amplification. Finally, building upon [13]-[15], we discuss the possibility of using the negative capacitance regime of a highly compliant piezoelectric barrier to obtain sub-60-mV/decade switching in a transistor.

II. ELECTROMECHANICAL CAPACITOR

We begin by discussing the piezoelectric parallel-plate capacitor. Consider the parallel-plate capacitor of area A shown in Fig. 1(a). The equilibrium thickness t_0 of the piezoelectric insulator layer sandwiched between the metal plates changes to $t = t_0 - \delta$ when a voltage V is applied on the plates, as shown in Fig. 1(b). The strain is defined as $s = \delta/t_0$. The equal and opposite sheet charge σ_m that develop on the metal plates set up an attractive force between them, which strains the insulator. This effect, called electrostriction, is the electric-field-induced reduction of the thickness of a material; it occurs in all insulators, whether or not the layer is piezoelectric. However, if the insulator is piezoelectric, the strain amplifies the surface charge of the insulator. This mechanism sets up a positive feedback between the thickness and the electric field, and is responsible for the appearance of negative capacitance. To find the capacitance in the presence of such electromechanical coupling, one must first find the net metal charge σ_m as a function of the external (battery) voltage, and then take its derivative. This requires us to




FIGURE 1. (a) Schematic cross section of a parallel-plate electromechanical capacitor with a piezoelectric barrier layer of thickness t_0 at V=0 V. (b) Layer thickness shrinks to $t_0-\delta$ when voltage V is applied. Sheet charge distribution $\rho(z)$ with $\pm \sigma_m$ on the metal plates and surface charges $\pm \sigma_S$ on the piezoelectric insulator layer.

identify the values of surface charge σ_s that develops at the surface of the insulator. The resulting electric-field profile is constant, equal to E=V/t, and the voltage drops linearly across the insulator.

Maxwell's boundary conditions across the metal-insulator interface require the normal components of the displacement vector to obey $D_d - D_m = \sigma_m$. D_d is the displacement field in the dielectric related to the values of the surface charge σ_s by $D_d = \epsilon_0 E + \sigma_s$, where $\sigma_s = (\epsilon_d - \epsilon_0) E + e_{33} s + \sigma_{\rm sp}$ or $D_d = \epsilon_d E + e_{33} s + \sigma_{\rm sp}$. Here, $\epsilon_d = \epsilon_0 (1 + \chi_d)$ is the net dielectric constant of the piezoelectric layer, and χ_d is its electric susceptibility. The electric field is E = V/t, where $t = t_0(1 - s)$ is the thickness of the strained insulator layer. We explicitly allow for both piezoelectric polarization and spontaneous polarization for an active dielectric material. The strain-induced piezoelectric contribution to the charge (to linear order) is $e_{33}s$, where e_{33} is the piezoelectric coefficient in units of C/m², and $s = \delta/t_0$ is the strain along the field. The charge due to spontaneous polarization is $\sigma_{\rm sp}$, also in units of C/m². Inside the metal, $D_m = 0$. Therefore, we obtain the relation

$$\sigma_m = \epsilon_d \frac{V}{t_0 (1 - s)} + e_{33} s + \sigma_{\rm sp}. \tag{1}$$

This relation illustrates how the strain s explicitly enters the electrostatic relation between the metal charge and the voltage across the capacitor. If one neglects the spontaneous polarization ($\sigma_{\rm sp} \to 0$), piezoelectric effect ($e_{33} \to 0$), and strain ($s \to 0$), we get $\sigma_m = C_0 V$, (with $C_0 = \epsilon_d/t_0$), the standard textbook formula of a parallel-plate capacitor. However, we note that one can turn OFF the spontaneous polarization and the piezoelectric polarization by the choice of material, and yet the factor (1-s) in the denominator will persist: this is the electrostriction term.

The mechanical pressure P experienced by the insulator is the electrical force F per unit area A. It is thus related to the metal charge [16], [17] via $P = F/A = \sigma_m^2/\epsilon_d$. To linear order, the pressure depends on the strain via the stiffness coefficient $P = C_{33}s$, where C_{33} is in units of N/m² or pascal. Thus, we obtain the strain as a function of the metal charge: $s = \sigma_m^2/\epsilon_d C_{33}$. Substituting in (1) and rearranging, we have the desired relation between the metal charge in response to an applied voltage

$$C_0 V = \sigma_m - \sigma_{\rm sp} + \frac{(\sigma_{\rm sp} - e_{33})}{\epsilon_d C_{33}} \sigma_m^2 - \frac{1}{\epsilon_d C_{33}} \sigma_m^3 + \frac{e_{33}}{(\epsilon_d C_{33})^2} \sigma_m^4.$$
 (2)

The right-hand side is a fourth-order polynomial in σ_m , and captures the electromechanical coupling physics. Let us explore its consequences. The sheet charge on the metal $n_m = \sigma_m/q$ from (2) is plotted as a function of the applied voltage V in Fig. 2 for different sets of material parameters. For example, $e_{33} = 3.1 \text{ C/m}^2$ and $\epsilon_d = 15\epsilon_0$ correspond to the piezoelectric material $\text{Sc}_x \text{Al}_{1-x} \text{N}$ [18], [19]. The value of C_{33} is allowed to vary arbitrarily in order to investigate the range of behavior of the piezoelectric capacitor. We also




FIGURE 2. (a) Charge–voltage (qn_m-V) characteristic of the electromechanical capacitor. Various charge states, such as the positive capacitance segments $[n_2,n_3]$, $[n_4,n_5]$, where the values of slope $C_{\rm PE}=d(qn_m)/dV>0$ are positive, and negative capacitance segments $[n_1,n_2]$, $[n_3,n_4]$, where $C_{\rm PE}=d(qn_m)/dV<0$, are shown. (b) Characteristics of a piezoelectric capacitor with a lower stiffness and more compliant barrier with $C_{33}=0.01$ GPa make negative capacitance accessible at a lower charge $\sim 10^{11}$ cm $^{-2}$, as shown in the inset.

assume $\sigma_{\rm sp}=0$. A nonzero value of $\sigma_{\rm sp}$ merely causes a horizontal shift of the σ_m-V curve (see Section I of the supplementary material for details). The physics of the piezoelectric capacitor with $\sigma_{\rm sp}=0$ becomes apparent by factoring (2) into

$$V = \frac{q}{C_0}(n_m) \left(1 - \frac{n_m}{n_\eta}\right) \left(1 + \frac{n_m}{n_\eta}\right) \left(1 - \frac{n_m}{n_\pi}\right)$$
(3)

where $qn_m = \sigma_m$, $qn_\pi = \epsilon_d C_{33}/e_{33}$, and $qn_\eta = (\epsilon_d C_{33})^{1/2}$. Setting V = 0 in (3), we obtain four real roots $n_{m0} = 0$, $+n_\eta$, $-n_\eta$, and $+n_\pi$. For a rigid $(C_{33} \to \infty)$, nonpiezoelectric $(e_{33} = 0)$ insulator, n_η , $n_\pi \to \infty$, whereupon we recover $\sigma_m = qn_m = C_0V$, and the metal charge is a linear function of voltage as shown in Fig. 2(a) (green line).

On the other hand, for a compliant nonpiezoelectric insulator, $C_{33} > 0$, (3) reduces to a cubic equation with roots $0, \pm n_{\eta}$ at V = 0. This is in fact a prototypical description of a nanoelectromechanical switch [20]. The two additional roots $\pm n_{\eta}$ make the dependence of σ_m on V nonlinear with two additional zero crossings. Multiple zero crossings of the $qn_m - V$ curve mathematically guarantee that there must be the regions of negative slope $d(qn_m)/dV < 0$. This is shown in red in the flipped S-shaped curve of Fig. 2(a), where $C_{33} = 1$ GPa is assumed. In these regions, the electromechanical capacitor has a negative capacitance.

However, the negative capacitance corresponds to very high values of charge density (> 10^{14} cm⁻²) and strain s (>0.3), as shown in Fig. 3(a). Though rapid progress is being made in the solid-state electrostatic gating of ever increasing carrier densities in semiconductors [21], methods to reduce the charge and strain are desirable. Now, consider the piezoelectric insulator, where C_{33} > 0 and e_{33} > 0.




FIGURE 3. Strain as a function of voltage in (a) nonpiezoelectric insulator layer with $C_{33}=1$ GPa, $e_{33}=0$ C/m², and $t_0=0.5$ nm and (b) piezoelectric insulator layer with $C_{33}=1$ GPa and $e_{33}=3.1$ C/m². Strain s<1 is physically accessible in solid state, where the remaining layer thickness $t_0(1-s)>0$. Red (black) curves: strain corresponding to the negative (positive) capacitance charge states.

Notice that n_{η} is independent of e_{33} . The root n_{π} depends on e_{33} , and its location determines the shape of the qn_m-V curve. If $e_{33}>(\epsilon_dC_{33})^{1/2}$, then $0< n_{\pi}< n_{\eta}$ and negative capacitance appears in the two charge segments $[n_1=-n_{\eta},n_2]$ and $[n_3,n_4]$ shown in Fig. 2 (red). It is important to realize that piezoelectricity lowers both the charge density ($\sim 10^{13}$ cm⁻²) [inset of Fig. 2(a)] and strain <0.01 [Fig. 3(b)] at which negative capacitance appears, compared with electrostriction alone. For vanishingly small voltages around zero, the piezoelectric capacitor behaves exactly like a parallel-plate capacitor—a straight line. But the additional benefit of the above coupling is the increased charge density compared with a passive dielectric due to the piezoelectric amplification—this effect will boost the ON-state current in a transistor. From (3), the piezoelectric amplification is

VOLUME 1, 2015 37

 $n_m - (C_0V/q) \approx (n_m^2/n_\pi) + \cdots$ to leading order. Finally, if we use a highly compliant piezoelectric, for example, with $C_{33} = 0.01$ GPa, negative capacitance can be accessed at very low charge density $\sim 10^{11}$ cm⁻², as shown in Fig. 2(b). These highly compliant piezoelectrics can potentially enable the design of transistors with steep subthreshold behavior, but require new materials as will be described later. We also remark here that Pauli's exclusion principle of solid matter and quantum compressibility restricts s < 1. Therefore, for piezoelectric insulators, the metal charge will be restricted to $-n_\eta < n_m < +n_\eta$. It may be possible to go beyond these restrictions [s > 1, Fig. 2 (dashed lines)] in gaseous plasmas, where charged ion plate electrodes can pass through each other. But we do not pursue that line of analysis here, by restricting the discussion to solid metals and dielectrics.

III. TRANSISTOR WITH A PIEZOELECTRIC BARRIER

We now explore how the presence of the piezoelectric capacitor in the gate of a transistor with a semiconductor channel changes the traditional characteristics. The semiconductor channel could be formed of a gapped 2-D crystal, such as MoS_2 , or a 3-D crystal semiconductor such as Si or GaN. The semiconductor is characterized by the valley degeneracy g_v of the conduction (or valence) band. We assume the energy dispersion of each valley to be the same, characterized by an effective mass m^* and spin degeneracy $g_s = 2$. Carrier transport in the semiconductor channel is assumed to be 2-D, which holds both for monolayer 2-D crystals and in FETs made of 3-D semiconductors, where transport occurs in a quasi-2-D electron/holes gas. The occupation of multiple 2-D subbands can then be treated as individual 2-D channels—we consider a single subband model.

The semiconductor channel of length L and width W is assumed to be connected to very low-resistance ohmic contacts at the source and drain, as shown in Fig. 4. The energy band diagram in Fig. 4 shows the potential barrier controlled by the voltage on the gate metal. Electrical charge neutrality requires $\sigma_m = q n_s$, where n_s is the mobile carrier




FIGURE 4. Schematic cross section of a transistor (piezo-FET) with a piezoelectric gate barrier, semiconductor channel, such as Si, GaN, or 2-D material, MoS₂, and source and drain ohmic contacts. The gate capacitance circuit is a series combination of the piezoelectric capacitance $C_{\rm PE}$ and the semiconductor capacitance $C_{\rm Sc}$. Here, intrinsic gate voltage $V_{\rm gs}' = V_{\rm gs} - I_{\rm d}$ Rs and intrinsic drain voltage $V_{\rm ds}' = V_{\rm ds} - I_{\rm d}(R_{\rm S} + R_{\rm d})$, where $R_{\rm S}$ and $R_{\rm d}$ are the source and drain contact resistances. The energy band diagram is shown for the metal–piezoelectric–semiconductor stack of the transistor. $\psi_{\rm S} = V_{\rm gs}' - V = (E_{\rm FS} - E_{\rm C})/q$ is the surface potential.

sheet density at the top of the barrier in the energy band diagram along the length of the channel. The energy band diagram from the metal to the semiconductor requires $q\phi_B + qV - \Delta E_c + (E_{Fs} - E_c) = qV'_{gs}$. By suitable choice of materials, we assume that $q\phi_B = \Delta E_c$; if this is not the case, the difference can be absorbed in a shift of threshold voltage. When no drain voltage is applied, carriers in the semiconductor are in thermal equilibrium with the source and drain reservoirs, which for a parabolic 2-D bandstructure means $qn_s = C_{sc}V_{th} \ln(1 + \exp[(E_{Fs} - E_c)/kT])$ or $E_{Fs} - E_c =$ $kT \ln(\exp[qn_s/C_{sc}V_{th}] - 1)$, where $C_{sc} = q^2g_sg_vm^*/2\pi\hbar^2$ is the density of states semiconductor capacitance and the thermal voltage $V_{\rm th} = kT/q$. From the energy band diagram in Fig. 4, the relation between the applied gate voltage $V'_{\rm gs}$ and the voltage drop V across the piezoelectric insulator is $qV'_{gs} = qV + (E_{Fs} - E_C)$. Here, $(E_{Fs} - E_C)/q = (V'_{gs} - V) = \psi_s$ is the surface potential. Using the carrier density expression and (2), the gate-induced charge qn_s in the semiconductor channel is self-consistently calculated. Finally, using this new dependence of charge on the voltages and the piezoelectric coefficients, the current-voltage characteristics of the piezo-FET are obtained from the ballistic transport model [22] (see Section III of the supplementary material for details) incorporating the quantum contact resistances of $0.026 \text{ k}\Omega \cdot \mu\text{m}$ [23] at the source and the drain ends.

Fig. 5 shows the gate capacitance $C_g = d(qn_s)/dV'_{gs}$ and device characteristics (I-V) of a ballistic piezo-FET with a GaN channel ($m^* = 0.2m_0$ and $g_v = 1$) [24]. Fig. 5(a) shows that a higher gate C_g is obtained in the piezo-FET (solid line), as compared with a FET with a passive gate (dashed line). The higher C_g is due to the negative capacitance resulting from piezoelectric charge amplification: $C_{PE}C_{sc}/(C_{PE}+C_{sc})$ > $C_0C_{\rm sc}/(C_0+C_{\rm sc})$ when $C_{PE}<0$. Fig. 5(b) shows the solution of the piezoelectric and the semiconductor charge equations graphically, following the load-line approach [25]. The blue lines depict charge in the semiconductor channel, and the green, black, and red lines depict the charge drawn into the metal from the battery. They must be equal to maintain global charge neutrality, meaning that the locus of intersections is the operating points of the device. The green line is the charge on the metal for a traditional passive-gate dielectric, and the red/black lines for a piezoelectric gate. When the transistor is ON $(V'_{gs} \sim 0.3 \text{ V})$, an increase in the charge at point a_2 in Fig. 5(b) is seen for the piezoelectric compared with point a_1 for a passive dielectric. This increased charge boosts the ON-current as shown in Fig. 5(c), consequently improving the $I_{\rm ON}/I_{\rm OFF}$ ratio. This sort of piezoelectric amplification is an interesting method to boost the ON-current in any transistor. Since much of the high-performance characteristics, such as gain and cutoff frequencies, depend on I_{ON} , corresponding boosts can be expected in these parameters. This may be especially useful for boosting the current in FETs made of relatively low-mobility channel materials. Note, however, in Fig. 5(c) that this device still has an SS of 60 mV/decade. This is because the negative capacitance regime is only accessible for charge densities $>1.5 \times 10^{13}$ cm⁻²: at this




FIGURE 5. (a) Gate capacitance C_g versus intrinsic gate voltage V_{gs}' for transistors with piezoelectric (solid line) and dielectric (dashed line) insulators. (b) Graphical load line analysis to obtain sheet carrier density n_s for different values of V_{gs}' . Blue curves: semiconductor charge for different values of V_{gs}' . Green curve: metal charge in the case of a passive dielectric. Red (black) curve: metal charge in the negative (positive) capacitance regimes of the piezoelectric capacitor. Intersections a_1 and a_2 of the above characteristics define the operating points of the system. (c) Transfer curve depicts the drain current I_d versus external gate voltage V_{gs} at drain voltage $V_{ds} = 0.5$ V for GaN transistors with piezoelectric (solid line) and dielectric barriers (dashed line).




FIGURE 6. (a) Load line analysis showing multiple intersections of the piezoelectric and semiconductor characteristics for different values of $V_{\rm gs}'$. (b) Free-energy landscape of the piezoelectric–semiconductor stack at various values of $V_{\rm gs}'$. Blue and black dots: stable operating points.

high level of charge, the transistor is in its ON-state, rather than in the subthreshold regime. Here, we point out that the ON-current boost is 7.7% [Fig. 5(c)], while the increment in gate capacitance C_g is >100% [Fig. 5(a)]. This is due to the effect of source and drain contact resistances in the gate and drain terminal bias voltages of the transistor. Note that in Fig. 5(c), we plot the drain current I_d as a function of external gate voltage $V_{\rm gs}$ and drain voltage $V_{\rm ds}$ incorporating source and drain contact resistances $R_s = R_d = R_c$, while in Fig. 5(a), we plot the gate capacitance C_g as a function of intrinsic gate voltage $V_{\rm gs}' = V_{\rm gs} - I_d R_s$.

Because the charge-voltage characteristic of the piezoelectric capacitor is highly nonlinear, it can have multiple intersections with the semiconductor load line. Cherry [26] developed a systematic procedure to understand such non-linear systems based on the Euler–Lagrange equations of motion (see Section V of the supplementary material for details). For this analysis, we define a free-energy G in units of J/m^2 for the piezoelectric–semiconductor stack: $G(\sigma_m, V'_{gs}) = \int V d\sigma_m + \int \psi_s d\sigma_m - \sigma_m V'_{gs}$, where V is the voltage drop across the gate insulator and ψ_s is the surface potential. Minima in this free-energy landscape correspond to stable charge solutions of the nonlinear system. If there are multiple minima, the actual solution $\sigma_m = qn_s$ depends on the previous state or the history of the system.

For example, Fig. 6(a) shows the load lines, and the corresponding evolution of the free-energy landscape for different values of V'_{gs} is shown in Fig. 6(b). The shape of

VOLUME 1, 2015 39




FIGURE 7. (a) I_d versus $V_{\rm gs}$ curves at $V_{\rm ds}=0.1$ V for a GaN channel piezo-FET with a compliant piezoelectric with $C_{33}=0.01$ GPa. A boost in the on-current and sub-60-mV/decade SS (inset) are obtained as compared with a passive-gate dielectric. (b) Load line characteristics to explain the hysteresis with gate bias voltages $V_{\rm gs}'$. (c) Calculated hysteresis in the transfer curve I_d versus $V_{\rm gs}$ for forward and reverse sweeps is shown for a GaN channel piezo-FET.

the energy landscape changes with the applied voltage. There are two energy minima in the range $-0.35 < V_{\rm gs}' < 0.35$ V, and a single minimum otherwise. Let us assume that there is no charge to begin with on the capacitor, and ramp the gate from a negative to a positive voltage. Until around $V_{\rm gs}' = 0.35$ V, the system remains in the minimum, corresponding to the lower charge state ($\sim 2.3 \times 10^{13}/{\rm cm}^2$) shown in Fig. 6(a) (blue dot) and (b) (inset). But when $V_{\rm gs}' > 0.35$ V, it is driven into the higher charge state shown as a black dot. Thus, provided $V_{\rm gs}' < 0.35$ V, the transistor displays no hysteresis in its I-V characteristics.

It is pertinent here to note an important difference in the nature of negative capacitance of the piezoelectric and the ferroelectric insulators. The ferroelectric capacitor possesses negative capacitance at zero charge, whereas the capacitance of the piezoelectric capacitor is positive at zero charge. This property of the ferroelectric capacitor is exploited in achieving SS $\,<\,60$ mV/decade, since the semiconductor load line can intersect the negative capacitance regime of the ferroelectric characteristic at the very low charge densities corresponding to subthreshold operation of the transistor. Can a similar negative capacitance be obtained in the SS regime ($V_{\rm gs}' < 0$ V) using piezoelectric gates? We explore this by tuning the piezoelectric material properties.

We find that if a lower stiffness, highly compliant piezo-electric barrier with $C_{33} \sim 0.01$ GPa is used, it can enable the reduction of the SS below 60 mV/decade and also boost the on-current. This is shown in Fig. 7(a). Here, negative capacitance is accessed in the subthreshold region, shown by the operating point a_1 , in the load line characteristics at $V_{\rm gs}' = -0.05$ V, shown in Fig. 7(b). The on-state operation of this transistor corresponds to the higher charge state determined by the operating point a_2 in the load line characteristics at $V_{\rm gs}' = 0.1$ V. However, this also results in hysteresis in

the transistor characteristics with $V'_{\rm gs}$ sweep, as shown in the I_d – $V_{\rm gs}$ characteristics in Fig. 7(c), which is calculated using the Lagrangian method. Hysteresis is undesirable in purely switching applications, but desirable for memory. Furthermore, the strain in the higher charge states a_2 and a_3 is very close to 100%, which is not feasible in realistic materials. If suitable, new piezoelectric materials with ultralow C_{33} and high e_{33} could be developed (see Section IV of the supplementary material for various piezoelectrics with different values of C_{33} and e_{33}), and sub-60-mV/decade switching can be achieved with hysteresis with a suitable choice of semiconductors. Investigation of other transistor designs incorporating the piezoelectric barrier, such as the quantum metal transistor [27], to eliminate the hysteresis and reduce strain could be the focus of future work.

In this paper, we have considered a piezoelectric barrier with thickness $t_0 = 0.5$ nm. When using a piezoelectric barrier of such low thickness, it is important to consider the problem of gate leakage due to tunneling current. Note, however, that since this proposed piezoelectric gate transistor is for low-power switching applications, the operating voltage is < 0.3 V. This will result in a lower leakage current than in the conventional MOS devices that operate at higher supply voltages. Therefore, our proposal using ~ 0.5 nm piezoelectric barrier is probably feasible. Another way to mitigate the leakage current problem is to use a relatively thicker barrier. A thicker barrier comes with the advantage of reduced gate leakage current, but at the cost of a relatively higher voltage to obtain the same charge as the thinner barrier (see Section II of the supplementary material for a detailed discussion on the effect of various piezoelectric barrier thicknesses on the properties of the piezoelectric capacitor).

Finally, we discuss the possibility of the mechanical switching frequency of the piezoelectric barrier, limiting the speed of the transistor. The mechanical switching frequency

due to elastic strain in the piezoelectric barrier is defined as $f_{\rm switch} = v/t_0 \approx 10^3/(0.5 \times 10^{-9}) = 2$ THz, where v is the acoustic wave velocity in the piezoelectric material $\sim 10^3$ m/s [28], and $t_0 = 0.5$ nm. Note that $f_{\rm switch}$ is high, and therefore will not be an impediment to developing high-speed transistors using a piezoelectric barrier.

We also emphasize that we have assumed linear piezoelectric parameters in this paper to keep the model simple, and yet capture the new physics. The nonlinear material response needs to be explored in future.

IV. CONCLUSION

To conclude, the behavior of transistor switches using active piezoelectric gate barriers was explored. Because of electrostriction and piezoelectricity, negative capacitance is predicted to appear in a piezoelectric capacitor. Using this negative capacitance and a ballistic transport model, we predict that compliant piezoelectric barriers can boost the gate capacitance and increase the ON-currents of transistors. In addition, steep switching with sub-60-mV/decade SS is predicted when the negative capacitance of the piezoelectric barrier is accessed in the OFF-state operation of the transistor, and this steep behavior is predicted to be assisted by hysteresis based on the Lagrangian method of stability of the transistor system.

REFERENCES

- [1] L. Chang *et al.*, "Practical strategies for power-efficient computing technologies," *Proc. IEEE*, vol. 98, no. 2, pp. 215–236, Feb. 2010.
- [2] T. N. Theis and P. M. Solomon, "In quest of the 'next switch': Prospects for greatly reduced power dissipation in a successor to the silicon field-effect transistor," *Proc. IEEE*, vol. 98, no. 12, pp. 2005–2014, Dec. 2010.
- [3] S. Salahuddin and S. Datta, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," *Nano Lett.*, vol. 8, no. 2, pp. 405–410, Dec. 2008.
- [4] Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 2009, chs. 2–3.
- [5] J. D. Meindl, Q. Chen, and J. A. Davis, "Limits on silicon nanoelectronics for terascale integration," *Science*, vol. 293, no. 5537, pp. 2044–2049, Sep. 2001.
- [6] W. Haensch et al., "Silicon CMOS devices beyond scaling," IBM J. Res. Develop., vol. 50, nos. 4–5, pp. 339–361, Jul. 2006.
- [7] R. K. Jana, G. L. Snider, and D. Jena, "Resonant clocking circuits for reversible computation," in *Proc. 12th IEEE Int. Conf. Nanotechnol. (IEEE-NANO)*, Aug. 2012, pp. 1–6.
- [8] R. K. Jana, G. L. Snider, and D. Jena, "Energy-efficient clocking based on resonant switching for low-power computation," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 5, pp. 1400–1408, May 2014.
- [9] R. Wang et al., "220-GHz quaternary barrier InAlGaN/AlN/GaN HEMTs," IEEE Electron Device Lett., vol. 32, no. 9, pp. 1215–1217, Sep. 2011.
- [10] Z. Hu, R. Jana, M. Qi, S. Ganguly, B. Song, E. Kohn, D. Jena, and H. Xing, "Characteristics of In_{0.17}Al_{0.83}N/AlN/GaN MOSHEMTs with steeper than 60 mV/decade sub-threshold slopes in the deep sub-threshold region," in 72nd Annu. IEEE Device Res. Conf. Tech. Dig., Jun. 2014, pp. 27–28.
- [11] T. van Hemert, D. Sarakiotis, S. Jose, R. J. E. Hueting, and J. Schmitz, "Exploring capacitance-voltage measurements to find the piezoelectric coefficient of aluminum nitride," in *Proc. IEEE Conf. Microelectron. Test Struct.*, Apr. 2011, pp. 60–73.
- [12] H. W. Then et al., "Experimental observation and physics of 'negative' capacitance and steeper than 40 mV/decade subthreshold swing in Al_{0.83}In_{0.17}N/AlN/GaN MOS-HEMT on SiC substrate," in IEDM Tech. Dig., Dec. 2013, pp. 28.3.1–28.3.4.

- [13] R. K. Jana, G. L. Snider, and D. Jena, "On the possibility of sub 60 mV/decade subthreshold switching in piezoelectric gate barrier transistors," *Phys. Status Solidi C*, vol. 10, no. 11, pp. 1469–1472, Nov. 2013.
- [14] R. Jana, G. L. Snider, and D. Jena, "Sub-Boltzmann transistors with piezoelectric gate barriers," in *Proc. 3rd Berkeley Symp. Energy Efficient Electron. Syst.* (E3S), Oct. 2013, pp. 1–2.
- [15] R. K. Jana, A. Ajoy, G. Snider, and D. Jena, "Sub-60 mV/decade steep transistors with compliant piezoelectric gate barriers," in *IEDM Tech. Dig.*, Dec. 2014, pp. 13.6.1–13.6.4.
- [16] R. E. Pelrine, R. D. Kornbluh, and J. P. Joseph, "Electrostriction of polymer dielectrics with compliant electrodes as a means of actuation," *Sens. Actuators A, Phys.*, vol. 64, no. 1, pp. 77–85, Jan. 1998.
- [17] C. Rivera, "Effects of electrostatic force on piezoelectric materials under high electric field: Impact on GaN-based nanoscale structures," J. Appl. Phys., vol. 109, no. 1, p. 013513, Jan. 2011.
- [18] M. Akiyama, K. Umeda, A. Honda, and T. Nagase, "Influence of scandium concentration on power generation figure of merit of scandium aluminum nitride thin films," *Appl. Phys. Lett.*, vol. 102, no. 2, p. 021915, 2013.
 [19] F. Tasnádi *et al.*, "Origin of the anomalous piezoelectric response in
- [19] F. Tasnádi et al., "Origin of the anomalous piezoelectric response in wurtzite Sc_xAl_{1-x}N alloys," *Phys. Rev. Lett.*, vol. 104, no. 13, p. 137601, 2010.
- [20] M. Masuduzzaman and M. A. Alam, "Effective nanometer airgap of NEMS devices using negative capacitance of ferroelectric materials," *Nano Lett.*, vol. 14, no. 6, pp. 3160–3165, 2014.
- [21] A. Verma, S. Raghavan, S. Stemmer, and D. Jena, "Au-gated SrTiO₃ field-effect transistors with large electron concentration and current modulation," *Appl. Phys. Lett.*, vol. 105, no. 11, p. 113512, 2014.
- [22] K. Natori, "Ballistic metal-oxide-semiconductor field effect transistor," J. Appl. Phys., vol. 76, no. 8, pp. 4880–4890, 1994.
- [23] D. Jena, K. Banerjee, and G. H. Xing, "2D crystal semiconductors: Intimate contacts," *Nature Mater.*, vol. 13, pp. 1076–1078, Nov. 2014.
- [24] C. Wood and D. Jena, Eds., Polarization Effects in Semiconductors: From Ab Initio Theory to Device Applications. New York, NY, USA: Springer-Verlag, 2008.
- [25] H.-P. Chen, V. C. Lee, A. Ohoka, J. Xiang, and Y. Taur, "Modeling and design of ferroelectric MOSFETs," *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp. 2401–2405, Aug. 2011.
- [26] C. Cherry, "Some general theorems for non-linear systems possessing reactance," *Philos. Mag.*, vol. 42, no. 333, pp. 1161–1177, Oct. 1951.
- [27] D. J. Frank, P. M. Solomon, C. Dubourdieu, M. M. Frank, V. Narayanan, and T. N. Theis, "The quantum metal ferroelectric field-effect transistor," *IEEE Trans. Electron Devices*, vol. 61, no. 6, pp. 2145–2153, Jun. 2014.
- [28] Q. Zhou, S. Lau, D. Wu, and K. K. Shung, "Piezoelectric films for high frequency ultrasonic transducers in biomedical applications," *Progr. Mater. Sci.*, vol. 56, no. 2, pp. 139–174, Feb. 2011.



RAJ K. JANA received the B.E. degree in electronics and telecommunication engineering from Bengal Engineering and Science University, Shibpur, India, and the Ph.D. degree in electrical engineering with a specialization in electronic materials and devices from the University of Notre Dame, Notre Dame, IN, USA, in 2015.

He was with STMicroelectronics, Delhi, India, where he was involved in system-on-chip design and validation based on 45-nm CMOS technology

node, prior to the Ph.D. program with the University of Notre Dame from 2008 to 2009. From 2006 to 2008, he was with the Electronics R&D Center, Samtel Display Systems, Delhi, as a Design Engineer, where he was involved in the development of efficient electronic driving systems in largearea plasma display technology. He is currently a Research Associate with the Department of Electrical Engineering, University of Notre Dame. His current research interests include the device physics, carrier transport, device modeling/design, and measurement/analysis of devices (capacitors, steep transistor switches) characteristics using III–V nitride semiconductors heterostructures. Additionally, his researches include 2-D materials and devices, and the development of novel high-performance, energy-efficient electronic devices using active barrier materials (such as piezoelectric/ ferroelectric and electrostrictive), and also circuits/systems.

VOLUME 1, 2015 41



ARVIND AJOY received the B.Tech. degree with a major in electrical engineering and a minor in physics and the Ph.D. degree in electrical engineering from IIT Madras, Chennai, India, in 2006 and 2013, respectively.

He was a Visiting Researcher with Purdue University, West Lafayette, IN, USA, from 2012 to 2013, and a Post-Doctoral Researcher with the University of Notre Dame, Notre Dame, IN, USA, from 2013 to 2014. He is currently a Post-Doctoral

Researcher with Cornell University, Ithaca, NY, USA. His current research interests include the design and modeling of post-CMOS transistors, and the development and implementation of computational techniques to study electronic and phonon bandstructure of semiconductors and their application to charge and heat transport in nanoelectronic devices.



GREGORY SNIDER (S'86–M'87–SM'02) received the B.S.E.E. degree from California State Polytechnic University, Pomona, CA, USA, in 1983, and the M.S.E.E. and Ph.D. degrees from the University of California at Santa Barbara, Santa Barbara, CA, USA, in 1987 and 1991, respectively.

He was with the Motorola Government Electronics Group, where he was involved in integrated circuit design from 1983 to 1985. From 1991 to

1993, he held a post-doctoral position with the Department of Applied and Engineering Physics, Cornell University, Ithaca, NY, USA, involved in ballistic transport devices. From 1993 to 1994, he was with Galileo Electro-Optics Corporation on dry-etching techniques for the fabrication of microchannel plates. He was with the University of Notre Dame, Notre Dame, IN, USA, in 1994, where he holds the rank of Professor. His current research interests include nanoelectronics, molecular electronics, and the limits of energy dissipation in computation.

Dr. Snider is a member of the American Physical Society.



DEBDEEP JENA received the Ph.D. degree in electrical and computer engineering from the University of California at Santa Barbara, CA, USA.

He joined Cornell University, Ithaca, NY, USA, in 2015. He has been a Faculty Member with the University of Notre Dame, Notre Dame, IN, USA, since 2003. He is currently a Professor of Electrical and Computer Engineering and Materials Science and Engineering with Cornell University. He has authored over 160 scientific publications,

including articles in *Science, Nature Journals, Physical Review Letters*, the IEEE ELECTRON DEVICE LETTERS, and *Applied Physics Letters*. His current research interests include MBE growth and device applications of quantum semiconductor heterostructures (III–V nitride and oxide semiconductors), investigation of charge transport in nanostructured semiconducting materials, such as graphene, 2-D crystals, nanowires, and nanocrystals, and in the theory of charge, heat, and spin transport in nanomaterials.

Dr. Jena has received the International MBE Young Scientist Award in 2014, the IBM Faculty Award in 2012, the ISCS Young Scientist Award in 2012, the most valuable contribution awards at the Workshop for Compound Semiconductor Materials and Devices in 2014, 2010, and 2008, the National Science Foundation Career Award in 2006, the Best Student Paper Award at the Electronic Materials Conference in 2002, and the Young Author Best Paper Award from the International Union of Pure and Applied Physics in 2000, during his research career.